

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/465,634	5,634 12/17/1999		DAVID K. VAVRO	INTL-0286-US	9115
21906	7590	05/19/2006		EXAMINER	
TROP PRU		•	MEONSKE, TONIA L		
8554 KATY SUITE 100	FREEWA	ΛY		ART UNIT	PAPER NUMBER
HOUSTON, TX 77024				2181	
				DATE MAILED: 05/19/2006	5

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)
		09/465,634	VAVRO ET AL.
	Office Action Summary	Examiner	Art Unit
		Tonia L. Meonske	2181
Period fo	The MAILING DATE of this communication ap	ppears on the cover sheet with the o	orrespondence address
A SH WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REP CHEVER IS LONGER, FROM THE MAILING I nsions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statu reply received by the Office later than three months after the maili and patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 1.136(a). In no event, however, may a reply be tired will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).
Status			
1)⊠ 2a)⊠	Responsive to communication(s) filed on <u>09</u> to This action is FINAL . 2b) The Since this application is in condition for allowed closed in accordance with the practice under	is action is non-final. ance except for formal matters, pro	
Dispositi	on of Claims		
5)□ 6)⊠ 7)□ 8)□ Applicati	Claim(s) 1-7,9-16 and 18-24 is/are pending in 4a) Of the above claim(s) is/are withdraware Claim(s) is/are allowed. Claim(s) 1-7,9-16 and 18-24 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/ on Papers	awn from consideration. /or election requirement.	
·	The specification is objected to by the Examin		
	The drawing(s) filed on is/are: a) ac	· · · · · · · · · · · · · · · · · · ·	
	Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct		
	The oath or declaration is objected to by the E		•
Priority u	nder 35 U.S.C. § 119		
12)[] / a)[Acknowledgment is made of a claim for foreig All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureatee the attached detailed Office action for a list	nts have been received. Its have been received in Applicationity documents have been received au (PCT Rule 17.2(a)).	on No ed in this National Stage
2) 🔲 Notice 3) 🔯 Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 No(s)/Mail Date <u>1/30/06</u> .		FRITZ FLEMING PRIMARY EXAMINER 5 / 5 / 5 / 5 / 5 / 5 / 5 / 5 / 5 / 5

Application/Control Number: 09/465,634 Page 2

Art Unit: 2181

160

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-6 and 9-16 and 18-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Balmer, US Patent 5,197,140 (herein referred to as Balmer). The rejections as set forth in the last office action mailed on December 19, 2005 are respectfully maintained and included below.
- 3. Referring to claim 1, Balmer has taught a digital signal processor comprising:
 - a. a programmable, multiply and accumulate mathematical processor (Figure 4, elements 101-103, column 35, lines 39-56, columns 8-11);
 - b. an input processor that processes input signals to the digital signal processor (Figures 2, 4, and 17, transfer processor and frame controllers, column 58, line 60-column 59, line 20 column 3, lines 10-17, column 11, line 55-column 12, line 12, column 4, line 60-column 5, line 13, column 7, lines 8-15);
 - c. an output processor that processes output signals from the digital signal processor (Figures 2, 4, and 17, transfer processor and frame controllers, column 58, line 60-column 59, line 20 column 3, lines 10-17, column 11, line 55-column 12, line 12, column 4, line 60-column 5, line 13, column 7, lines 8-15);
 - d. a master processor that controls said mathematical processor, said input processor and said output processor provides the timing for the other processors (Figures 2, 4, and

Application/Control Number: 09/465,634

Art Unit: 2181

17, master processor, column 3, lines 10-17, column 4, line 60-column 5, line 5, column 12, lines 14-34); and

Page 3

- e. a storage to store data from each of said processors so as to be selectively accessible by each of the processors (column 2, line 67-column 3, line 17, column 47-column 7, line 47).
- 4. Referring to claim 2, Balmer has taught the digital signal processor of claim 1 further including a random access memory processor that stores intermediate calculation results (column 5, lines 47-61, see RAMS).
- 5. Referring to claim 3, Balmer has taught the digital signal processor of claim 2 including a bus coupling each of said processors to said storage (column 6, lines 39-52).
- 6. Referring to claim 4, Balmer has taught the digital signal processor of claim 1 wherein said input and output processors also implement mathematical operations (Figures 2, 4, and 17, transfer processor and frame controllers, column 58, line 60-column 59, line 20 column 3, lines 10-17, column 11, line 55-column 12, line 12, column 4, line 60-column 5, line 13, column 7, lines 8-15).
- 7. Referring to claim 5, Balmer has taught the digital signal processor of claim 1 wherein each of said processors have their own instruction sets (column 35, lines 57-64).
- 8. Referring to claim 6, Balmer has taught the digital signal processor of claim 1 wherein said processors communicate with one another through said storage (column 2, line 67-column 3, line 17, column 47-column 7, line 47).

Application/Control Number: 09/465,634

Art Unit: 2181

9. Referring to claim 9, Balmer has taught the digital signal processor of claim 1 wherein said master processor waits for the input processor to complete a given operation (column 59, lines 12-20. column 11, line55-column 12, line12).

Page 4

- 10. Referring to claim 10, Balmer has taught the digital signal processor of claim 1 wherein each of said processors includes its own random access memory (column 5, lines 47-61, see RAMS).
- Referring to claim 11, Balmer has taught the digital signal processor of claim 1, as 11. described above, and wherein said storage includes a plurality of registers, said registers automatically transfer existing data from a first register to a second register when new data is being written into said first register (column 43, line 50-column 45, line 52, saving the interrupt state).
- 12. Referring to claim 12, Balmer has taught the digital signal processor of claim 11, as described above, and wherein said input processor causes the automatic transfer of data (column 43, line 50-column 45, line 52, When an interrupt occurs, see "Packet Request", the state is saved.).
- 13. Referring to claim 13, Balmer has taught the digital signal processor of claim 11, as described above, and wherein said mathematical processor causes said data to be transferred from one register to another (column 43, line 50-column 45, line 52).
- 14. Referring to claim 14, Balmer has taught the digital signal processor of claim 1 including a mathematical processor which is pipelined (column 39, lines 20-45).
- 15. Referring to claim 15, Balmer has taught the digital signal processor of claim 1 wherein said mathematical processor is a multi-cycled mathematical processor (column 39, lines 20-45,

Application/Control Number: 09/465,634 Page 5

Art Unit: 2181

where an operation takes multiple cycles to complete. In this case a pipelined processor takes multiple cycles to complete.).

- 16. Claim 16 does not recite limitations above the claimed invention set forth in claim 1 and is therefore rejected for the same reasons set forth in the rejection of claim 1 above.
- 17. Claims 18-20 do not recite limitations above the claimed invention set forth in claims 11-13 and are therefore rejected for the same reasons set forth in the rejection of claims 11-13 above.
- 18. Referring to claim 21, Balmer has taught storing a bit which indicates which processor may control said automatic transfer of data from one register to another (column 50, lines 15-35, column 44, lines 34-67).
- 19. Claim 22 does not recite limitations above the claimed invention set forth in claim 14 and is therefore rejected for the same reasons set forth in the rejection of claim 14 above.
- 20. Claims 23 and 24 do not recite limitations above the claimed invention set forth in claim 15 and are therefore rejected for the same reasons set forth in the rejection of claim 15 above.

Claim Rejections - 35 USC § 103

21. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 09/465,634

Art Unit: 2181

22. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Balmer, US Patent 5, 197,140 (herein referred to as Balmer). The rejection as set forth in the last office action mailed on December 19, 2005 is respectfully maintained and included below.

Page 6

23. Referring to claim 7, Balmer has taught the digital signal processor of claim 1, as described above. Balmer has not taught wherein each of said processors use very long instruction words. Employing this type of instruction format is well known in the art and would have allowed for several instructions of Balmer to be issued at once. Furthermore, by the nature of very long instruction words, the compiler would have only combined instructions that are not dependent upon one another. Issuing multiple independent instructions at once would have speed up the over execution time of the processor by reducing the idle time of the processor. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to employ the very long instruction word format for instructions issued to the plural processors of Balmer in order to increase speed and efficiency of those processors. Official notice has been taken.

Response to Arguments

- 24. Applicant's arguments with respect to claims 1-7,9-16 and 18-24 have been considered but are most in view of the new ground(s) of rejection.
- 25. On page 5, Applicant argues in essence:

"The material cited in column 12 does indicate that the master processor is used for scheduling. But the master processor is not used for timing."

Applicant is correct in that the master processor is responsible for scheduling (column 12, lines 15-20). Specifically, the master processor is used for scheduling and control of the entire system, including the control of the transfer processor as well as interaction

Application/Control Number: 09/465,634 Page 7

Art Unit: 2181

between the various processors. According to the Microsoft Computer Dictionary, schedule is defined as "to program a computer to perform a specified action at a specified time and date." So it follows that scheduling is programming a computer to perform a specified action at a specified time and date. Therefore, since the master processor is responsible for scheduling of the entire system, then the master processor is responsible for programming a computer to perform specified actions at specified times and dates. So the master processor of Balmer is in fact used for timing. Therefore this argument is moot.

Conclusion

- 26. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Page 8 Application/Control Number: 09/465,634

Art Unit: 2181

28. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia L. Meonske whose telephone number is (571) 272-4170. The examiner can normally be reached on Monday-Friday, with every other Friday off.

- 29. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz Fleming can be reached on (571) 272-4145. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
- 30. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

tlm

FRITZ FLEMING
Supervisory PRIMARY EXAMINER 5/15/2006
GROUP 2100
ALLO 101